module counter_oct (clk, res, q);
   input   clk, res;
   output  [2:0] q;
   reg     [2:0] q;

   always @(posedge clk or posedge res) begin
      if (res)
        q <= 3'b000;
      else
        q <= q + 3'b001;
      end

endmodule